CLAIM LISTING

1

8

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

- 2 1. (Previously Presented) A communications bus connected between a source node and a destination node, the communications bus including:
 - a number of alternate transmission paths extending between the source node and (a) the destination node on a common substrate comprising a semiconductor chip;
 - **(b)** a source switching arrangement interposed between the source node and the alternate transmission paths, the source switching arrangement being operable to selectively connect the source node to a selected one of the alternate transmission paths and disconnect the source node from each other alternate transmission path; and
 - (c) a destination switching arrangement interposed between the destination node and the alternate transmission paths, the destination switching arrangement being operable to selectively connect the destination node to the selected one of the alternate transmission paths and disconnect the destination node from each other alternate transmission path.

2. (Original) The communications bus of Claim 1 wherein:

- the source switching arrangement includes multiple source switching devices, a (a) different source switching device connected between the source node and each alternate transmission path; and
- the destination switching arrangement includes at least one destination switching **(b)** device connected between the destination node and each alternate transmission path.

Page 2 of 13

(Original) The communications bus of Claim 1 wherein: 1 3. the different source switching devices include at least one multiplexer; and (a) the at least one destination switching device comprises a multiplexer. (b) (Original) The communications bus of Claim 1 further including: 4. (a) a source switch control structure for controlling the operation of the source б switching arrangement; and (b) a destination switch control structure for controlling the operation of the destination switching arrangement. 10 11 (Previously Presented) The communications bus of Claim 4 wherein the source switch control structure and the destination switch control structure each includes a nonvolatile 12 13 or volatile memory structure. 14 15 6. (Original) The communications bus of Claim 1 further including test circuitry connected to the source node and destination node for applying a test signal to each alternate 16 transmission path and for monitoring the destination node to determine whether the 17 respective test signal is properly received at the destination node. 18 19 (Original) The communications bus of Claim 1 wherein: 20 7. 21 (a) a receive node and first direction control node are associated with the source node, 22 and a send node and second direction control node are associated with the 23 destination node;

a send switching arrangement is interposed between the send node and each 1 (b) alternate transmission path; a receive switching arrangement is interposed between each alternate transmission 3 (c) path and the receive node; a first direction control switching arrangement is interposed between the first (d) direction control node and a control input of a tri-state driver associated with the source node; and a second direction control switching arrangement is interposed between the 8 (e) second direction control node and a control input of a tri-state driver associated 10 with the send node. 11 12 8. (Original) The communications bus of Claim 1 wherein: (a) the communications bus is also connected between a number of additional source 13 nodes and the same number of additional destination nodes; 14 a number of additional alternate transmission paths extend between each 15 (b) additional source node and each additional destination node; 16 the source switching arrangement is also interposed between each additional . 17 (c) source node and the respective alternate transmission paths associated with that 18 19 respective additional source node, the source switching arrangement also being 20 operable to selectively connect each respective additional source node to a 21 selected one of the additional alternate transmission paths associated with that 22 source node and disconnect each respective additional source node from each 23 other additional alternate transmission path associated with that additional source 24 node; and

the destination switching arrangement is also interposed between each additional 1 (c) destination node and the respective alternate transmission paths associated with that additional destination node, the destination switching arrangement also being operable to selectively connect each respective additional destination node to the selected one of the alternate transmission paths associated with that additional destination node and disconnect the respective additional destination node from each other additional alternate transmission path associated with that additional destination node. 8 10 9. (Original) The communications bus of Claim 8 wherein the source switching arrangement comprises a number of multiplexers. 11 12 10. (Original) The communications bus of Claim 9 wherein the source node and number of 13 additional source nodes are arranged side-by-side and wherein at least one pair of 14 15 adjacent source nodes in this side-by side arrangement share a common multiplexer 16 included in the number of multiplexers. 17 (Original) The communications bus of Claim 8 wherein: 18 11. 19 (a) the source switching arrangement includes a first switching subset connected to a 20 first subset of the alternate transmission paths; 21 the source switching arrangement further includes a second switching subset (b)

connected to a second subset of the alternate transmission paths; and

22

the alternate transmission paths making up the second subset of alternate 1 (c) transmission paths are interleaved with the alternate transmission paths making up 2 the first subset of alternate transmission paths. 12. (Original) The communications bus of Claim 8 wherein: (a) the source node and each additional source node is associated with a respective 6 7 receive node and first direction control node, and the destination node and each additional destination node are associated with a respective send node and second 8 direction control node; 10 (b) a send switching arrangement is interposed between the send nodes and the 11 alternate transmission paths; 12 (c) a receive switching arrangement is interposed between the alternate transmission 13 paths and the receive nodes; 14 (d) a first direction control switching arrangement is interposed between the first 15 direction control nodes and a control input of a number of tri-state drivers, each driver associated with a respective source node; and 16 a second direction control switching arrangement is interposed between the 17 (e) 18 second direction control nodes and a control input of a number of additional tri-19 state drivers, each additional tri-state driver associated with a respective send 20 node. 21 (Previously Presented) A communications bus connected between a number of source 22 13. nodes and an equal number of destination nodes, the communications bus including: 23

Page 6 of 13

- a number of alternate transmission paths extending between each respective 1 (a) source node and a matched one of the destination nodes on a common substrate comprising a semiconductor chip, the matched destination node being matched to 3 a respective one of the source nodes; (b) a source switching arrangement, the source switching arrangement being 5 interposed between each respective source node and the respective alternate 6 transmission paths associated with that respective source node, the source switching arrangement also being operable to selectively connect each respective source node to a selected one of the alternate transmission paths associated with 10 that source node and disconnect each respective source node from each other alternate transmission path associated with that source node; and 11 12 (c) a destination switching arrangement, the destination switching arrangement being interposed between each respective destination node and the respective alternate 13 transmission paths associated with that respective destination node, the 14 destination switching arrangement also being operable to selectively connect each 15 respective destination node to the selected one of the alternate transmission paths 16 17 associated with that destination node and disconnect the respective destination node from each other alternate transmission path associated with that destination 18 19 node. 20 (Original) The communications bus of Claim 13 wherein the source switching 21 14.
 - 14. (Original) The communications bus of Claim 13 wherein the source switching arrangement comprises a number of multiplexers.

22

23

1	13.	(Original) The communications out of Claim 14 wherein the source nodes are arranged
2		side-by-side and wherein at least one pair of adjacent source nodes in this side-by side
3		arrangement share a common multiplexer included in the number of multiplexers.
4		
5	16.	(Original) The communications bus of Claim 13 wherein:
6		(a) the source switching arrangement includes a first switching subset connected to a
7		first subset of the alternate transmission paths;
8		(b) the source switching arrangement further includes a second switching subset
9		connected to a second subset of the alternate transmission paths; and
10		(c) the alternate transmission paths making up the second subset of alternate
11		transmission paths are interleaved with the alternate transmission paths making up
12		the first subset of alternate transmission paths.
13		
14		
15	17.	(Original) The communications bus of Claim 13 wherein:
16		(a) each source node is associated with a respective receive node and first direction
17		control node, and each destination node is associated with a respective send node
18		and second direction control node;
19		(b) a send switching arrangement is interposed between the send nodes and the
20		alternate transmission paths;
21		(c) a receive switching arrangement is interposed between the alternate transmission
22		naths and the receive nodes:

(d) 1 a first direction control switching arrangement is interposed between the first direction control nodes and a control input of a number of tri-state drivers, each driver associated with a respective source node; and (e) a second direction control switching arrangement is interposed between the second direction control nodes and a control input of a number of additional tristate drivers, each additional tri-state driver associated with a respective send node. 8 18. (Previously Presented) A method for compensating for errors in a communications bus 9 10 between a source node and a destination node, the bus including alternate transmission 11 paths between the source and destination node on a common substrate, the method 12 including the steps of: 13 (a) applying a test signal to a first one of the alternate transmission paths between the 14 source node and the destination node; 15 (b) determining whether the test signal is properly received at the destination node; 16 and if the test signal is not properly received at the destination node, switching to a -17 (c) 18 second one of the alternate transmission paths between the source node and 19 destination node. 20 21 19. (Original) The method of Claim 18 further including the steps of: 22 (a) applying a second test signal to the second one of the alternate transmission paths 23 between the source node and the destination node; and

determining whether the second test signal is properly received at the destination

1

(b)

2		node.				
3						
4	20.	(Original) The method of Claim 18 wherein the communications bus extends between a				
5		number of source nodes and a like number of destination nodes, and the bus includes a				
6		number of alternate transmission paths between each source node and a respective one of				
7		the destination nodes, and wherein the method further includes:				
8		(a) applying a respective test signal to each alternate transmission path between each				
9		respective source node and its respective destination node;				
10		(b) determining whether each respective test signal is properly received at the				
11		respective destination node; and				
12		(c) for each respective test signal that is not properly received at the respective				
13		destination node, switching the respective source node to a different one of the				
14		alternate transmission paths between the respective source node and destination				
15	·	node.				
16						
17	21.	(Original) The method of Claim 20 wherein the step of switching the respective source				
18		node to a different one of the alternate transmission paths between the respective source				
19		node and destination node includes applying a control signal to a switching device				
20		interposed between the source node and the alternate transmission paths associated with				
21		the respective source node.				
22		•				
23	22.	(Original) The method of Claim 21 wherein each control signal is applied from a				
24		memory device associated with the communications bus.				

23. (New) A communications bus connected between a source node and a destination node, 1 the communications bus including: a number of alternate transmission paths extending between the source node and (a) the destination node on a common substrate comprising a semiconductor chip; **(b)** a source switching arrangement interposed between the source node and the alternate transmission paths, the source switching arrangement being operable to selectively connect the source node to a selected one of the alternate transmission paths and disconnect the source node from each other alternate transmission path; (c) a destination switching arrangement interposed between the destination node and 9 10 the alternate transmission paths, the destination switching arrangement being 11 operable to selectively connect the destination node to the selected one of the alternate transmission paths and disconnect the destination node from each other 12 alternate transmission path; 13 14 (d) test circuitry connected to the source node and destination node for applying a test signal to each alternate transmission path at initialization of the communication 15 bus and for monitoring the destination node to determine whether the respective 16 17 test signal is properly received at the destination node; and (e) wherein a receive node and first direction control node are associated with the 18 19 source node, and a send node and second direction control node are associated 20 with the destination node; 21 **(f)** a send switching arrangement is interposed between the send node and each 22 alternate transmission path; 23 a receive switching arrangement is interposed between each alternate transmission (g) 24 path and the receive node;

. 1		(h)	a first direction control switching arrangement is interposed between the first
2			direction control node and a control input of a tri-state driver associated with the
3			source node; and
4		(i)	a second direction control switching arrangement is interposed between the
5			second direction control node and a control input of a tri-state driver associated
6			with the send node.
7			
8	24.	(New)	The communication bus of claim 23 wherein the test circuitry is configured to
9			apply the test signal once only.
10			
11			